Pixel detector of Silicon Vertex Tracker for PHENIX at RHIC

Yoshiyuki Onuki
(for the PHENIX Collaboration)

En'yo Radiation Laboratory, RIKEN, 2-1 Hirosawa
Wako-city, Saitama 351-0198, Japan*
y.onuki@riken.jp

The Silicon Vertex Tracker(VTX) for the Pioneering High Energy Nuclear Interaction eXperiment(PHENIX) at the Brookhaven National Laboratory(BNL) will be installed into the innermost of PHENIX detector in 2009. The VTX will enhance physics capability of PHENIX. The first read-out and cosmic telescope test for pixel with almost actual read-out system had achieved successfully in last year, 2006.

1. Introduction

The Relativistic Heavy Ion Collider (RHIC) at BNL provides collisions of polarized proton-proton up to $\sqrt{s} = 500$ GeV and heavy ion up to $\sqrt{s_{NN}} = 200$ GeV. The designed luminosity is $2 \times 10^{32} cm^{-2} s^{-2}$ in the 500 GeV proton collisions and the maximum bunch is 120. The PHENIX¹ is one of two major experiments at RHIC. The PHENIX detector consists of 2 central arms detecting photons, electrons and hadrons at mid-rapidity and the muon arms detecting muons in forward rapidity.

The VTX² will identify heavy quark productions by measuring displaced decay vertices, and will reconstruct jets with large acceptance that covers almost 2π in the ϕ direction and over $|\eta| < 1.2$ region. These measurements provided fundamental information of gluon polarization in polarized proton-proton collision and direct signals from Quark Gluon Plasma(QGP) in heavy ion collision. The VTX consists of two types of detectors; the inner two layers are pixel-type and the outer two layers are strip-type detectors³. Fig.2 shows 3D model pictures of the VTX detector.

2. Overview of pixel detector

The specifications of the pixel detector are summarized in Table.1. The pixel subsystem is made of 30 ladders, 10 for the first layer and 20 for the 2nd layer surrounding the beam pipe. A pixel ladder consists of two half ladders on a single mechanical support plate including cooling structure. A half ladder is the fundamental electrical read-out unit of the system. It consists of two sensor modules connected by a read-out bus. A sensor module is made of a sensor chip and 4 read-out chips.

^{*}RIKEN(The institute of physical and chemical research)

2 Yoshiyuki Onuki

The sensors are fabricated by CANBERRA electronique in France⁴. The readout chip, ALICE1LHCb⁵, is originally developed by CERN for ALICE and LHCb experiments⁶.




Fig. 1. Cross section of VTX

Sensor type	Pixel	
Layer	1	2
r(cm)	2.5	5
Channel Size	$50\mu\mathrm{m} imes425~\mu\mathrm{m}$	
Sensor chip size	56.72 mm $\times 13.92$ mm $\times 0.2$ mm	
Ladders	10	20
Read-out Channel	1310720	2621440
Occupancy at central	0.53%	0.16%
$AuAu@\sqrt{s} = 200GeV$		
X/X0	1.44%	

Table 1. Specification of PHENIX VTX.

3. Developments of prototype pixel detector components

3.1. Pixel sensor module

A sensor module consists of a pixel sensor chip and 4 ALICE1LHCb read-out chips. A pixel sensor chip has 4 arrays of 32 by 256 pixels of 50 μ m \times 425 μ m size and each array is read out by a single read-out chip. ALICE1LHCb chip is designed in a 0.25 μ m CMOS process at IBM with radiation tolerant layout techniques. Each

chip has 32 by 256 signal processing units of 50 μ m \times 425 μ m so that the size and the pitch of the processing unit match those of the pixels on the sensor. Four chips are bump bonded on a pixel sensor by VTT in Finland to form a sensor module.

A block diagram of a signal processing unit in the ALICE1LHCb chip is shown in Fig.2. Analog signals from pixels are pre-amplified and discriminated to binary ON/OFF data of the pixel. The data are sent to a digital delay unit to wait for the level-1 trigger decision. Once the event is triggered, the data are stored into a 4 events deep FIFO buffer to be read out by a down stream data acquisition system. The data are also sent to the Fast-OR self trigger logic unit of the chip. All configurations are set via the JTAG⁷ serial interface. The maximum read-out speed is 100 nsec \times 256 = 25.6 μ sec/chip with a 32-bit data width when the chip is operated at 10 MHz.

A typical full depletion voltage of pixel sensors is 50 V. Minimum Ionizing Particle(MIP) deposits about 53 KeV of energy in the sensor, producing approximately 14000 electron-hole pairs. Electrical noise of read-out chip is measured as \sim 120 electrons equivalent. It means signal to noise ratio \sim 120.

Q/A tests of the read-out chips are performed at CERN and RIKEN to select fully functional chips. Only fully functional chips are sent to VTT for bump bonded.




Fig. 2. Block diagram of processing unit in a pixel of ALICE1LHCb.

3.2. Pixel bus

A pixel bus is a fine pitch, multi-layer, flexible printed circuit board for data readout and control which connects between two sensor modules and a Silicon Pixel Interface Read Out(SPIRO) module. Two types of bus, 3 cm width bus and 1.5 cm width bus, were developed by RIKEN. The former one was developed to verify read-out test existing technology of industry standard Cu-polyimide bus. The size is $3.0~\mathrm{cm} \times 25~\mathrm{cm}$ stacked 5 layers circuit. The latter one was almost same design for actual experiment. The size is $1.5~\mathrm{cm}\times25~\mathrm{cm}$ stacked 6 layers circuit. $1.5\mathrm{cm}$ bus is adopted new technology, Cu-Al-polyimide bus, to reduce radiation length because Al is about 1/6 radiation length of Cu.

A SPICE⁸ simulator is used to evaluate both bus performances of pulse propagation, impedance and crosstalk. In 3 cm bus simulation, the bus length is 25 cm, signal lines are 70 μ m wide with a 50 μ m space, and polyimide films among the layers are 50 μ m thick. We also measured performance of the prototype bus. The pulse shape at its terminal satisfy the requirement of GTL-level⁹ operation. The maximum crosstalk of adjacent lines is 0.3 V which is attenuated quickly and far from GTL H/L logic threshold.

3.3. *SPIRO*

Read-out and control of 4×2 read-out chips are performed by SPIRO board. It is implemented two digital pilot ASICs, two analog pilot ASICs, two Giga-bit Optical Link(GOL) ASICs and a FPGA on the board. The SPIRO boards will be located at near the beam collision point so that each component have a sufficient radiation tolerance. Digital pilot ASIC plays a role of read-out by multiplexing and control of read-out chips, supplying 40MHz clock and serial control signal from Front End Module(FEM) at far from experimental hall. 32 column \times 256 row pixel in a read-out chip was read out every two chips as a unit to column direction in Fig.3. The analog pilot ASIC supplies reference voltage to control threshold for read-out chip. GOL serialize and transfer data as a Ethernet by 8b/10b protocol at 1.6 Gbps speed. The digital pilot ASIC have been modified based on the ALICE chip architecture, which has an extended data bus width (32-bit to 64-bit) for PHENIX.





Fig. 3. Read-out data

3.4. Assembly

We need to assemble total forty pixel ladders (30+10 spares). These must be supplied efficiently from view point of time and cost at production phase. Furthermore, four pixel sensor modules in each assembled ladders must be kept under 10 position alignment from physics requirement. We developed several special fixtures for pixel ladder assembly in spring 2006.

The assembly bench in Fig.4 has a microscope camera with magnification of $20\times$ to observe alignment mark on the sensor module by monitor, and also has a long stroke stage which keep under 10 μm precision in the running range. The stage have a magnetometer which measure its position in sub- μm level precision.

Some special fixtures for specific usage are set to the assembly bench or adhesive dispenser robot stage in Fig.5; Alignment for 4 sensor modules and pickup aligned 4 sensors procedures are performed on the assembly bench. Dispensing adhesive and gluing 4 sensor modules and support procedures are performed on the dispenser robot stage. Also, alignment parameters for each ladders will be measured with 3D measurement machine after assembly and they are inputed the software to get for required resolution as a whole VTX detector.






Fig. 4. Assembly bench

Fig. 5. Adhesive dispenser robot.

Requirements for adhesive used to glue between 4 sensors and support and 2 buses are; radiation hardness, long term stability, curing room temperature and good thermal conductance but electric insulator. Araldite 2011 which is known as radiation hard adhesive is chose to satisfy the requirements. We have been tested dispensing the adhesive with varying parameters, such as temperature, curing time, dispensing pressure and needle. Now, we understood the optimization of parameters. Procedure for assembly at production phase have been developing steadily. Production of pixel ladder with the special fixtures will start at summer 2007.

4. Cosmic telescope test





Fig. 6. Cosmic test setup.

Three prototype pixel half-ladders with 3 cm bus were assembled manually by Hayashi Seimitsu Co. in Japan. Cosmic telescope test with the three half-ladders and read-out electronics combined with together had been tested on summer 2006. The setup in Fig.6 generated trigger from logical AND circuit of two scintillators and






Fig. 7. A reconstructed cosmic event.

Fig. 8. Residual distribution.

self-trigger of pixel half-ladder. Both individual sub-systems and a unified system are found to work properly. Total 56 cosmic events are taken for two days of running time. Fig.7 shows one of the reconstructed cosmic event. The residual distributions in Fig.8 are obtained and fitted with gaussian, respectively.

In summary, we had fabricated three prototype pixel detectors with components used actual experiment and combined into the cosmic telescope. The telescope demonstrates to work properly both hardware and software.

References

- 1. K.Adcox et al, Nucl.Instrum.Methods Phys. Res. A 499, 469(2003)
- C. Woody, Proc.18th Winter Workshop on Nuclear Dynamics, Nassau, The Bahamas 2002-1(EP Systema, 2002); J. M. Heuser, Nucl.Instrum.Methods Phys. Res. A 511, 210(2003); Y. Akiba, AIP Conf. Proc., 698, 785(2003); A. Taketani, Nucl.Instrum.Methods Phys. Res. A 541, 137(2005); K. Tanida, Nucl.Instrum.Methods Phys. Res. A 549, 75(2005)
- J. Tojo et al, IEEE Trans. Nucl. Sci. 51, 2337(2004); Z. Li et al, Nucl. Instrum. Methods Phys. Res. A 541, 21(2005); Nucl. Instrum. Methods Phys. Res. A 535, 404(2004).
- 4. P. Riedler et al, Nucl. Phys. A501, 111(2003).
- 5. W. Snoeys et al, Nucl.Instrum.Methods Phys. Res. A 466, 366(2001).
- V.Manzari et al, J. Phys. G30 S1091(2004).; P.Chochula et al, Nucl. Phys. A 715, 849(2003)
- 7. IEEE Std 1149.1-1990, IEEE Standard Test Access Port and Boundary-Scan Architecture
- 8. Synopsys.Inc:HSPICE Manual(2006)
- B.Gunning et al., A CMOS Low Voltage-Swing Transmission-Line Transceiver, ISSCC Dig. Of Tech. Papers, February 1992, 58.